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 
Abstract²It is known that ripple-based control of a switching 
dc-dc converter benefits from a faster transient response than a 
conventional PWM control switching dc-dc converter. However, 
ripple-based control switching dc-dc converters may suffer from 
fast-scale oscillation. In order to achieve fast transient response 
and ensure stable operation of a switching dc-dc converter over a 
wide load range, based on a conventional pulse train control 
technique, a peak capacitor current pulse train (PCC-PT) control 
technique is proposed in this paper. With a buck converter as an 
example, the operating modes, steady-state performance and 
transient respond performance of a PCC-PT controlled buck 
converter are presented and assessed. To eliminate fast-scale 
oscillation, circuit and control parameter design consideration are 
given. An accurate discrete iteration model of a PCC-PT 
controlled buck converter is established, based on which, the 
effects of circuit parameters on stability of converter operating in 
a DCM mode, mixed DCM-CCM mode, and CCM mode are 
studied. Simulation and experimental results are presented to 
verify the analysis results. 
 
Index Terms² Capacitor current feedback, pulse train control, 
switching DC-DC converter, wide load range 
I. INTRODUCTION 
WITCHING DC-DC converters have been widely used in 
portable electronic devices, such as mobile phones, note-
books and tablet PC. In some applications, the load power of 
switching dc-dc converters varies widely and rapidly [1-3]. 
Various control techniques, such as V2 control, constant-on- 
time (COT) control or constant-off-time (CFT) control, and 
pulse train (PT) control [4-10], have been reported to improve 
transient response speed of switching dc-dc converters. These 
control techniques, called µripple-based control¶ techniques 
[11], regulate the output voltage of switching DC-DC 
 
This work was supported by the National Natural Science Foundation of 
China under Grant (51177140), the Fundamental Research Funds for the 
Central Universities under grant (2682013ZT20) and National Natural Science 
Foundation of China under Grant (51407054). 
J. Sha, D. Xu, Y. Chen, J. Xu are with the Key Laboratory of Magnetic 
Suspension Technology and Maglev Vehicle, Ministry of Education, School of 
Electrical Engineering, Southwest Jiaotong University, Chengdu 610031, 
China (e-mail: shajin1-3@163.com; duoxu215@163.com; chen90sky@ 
163.com; jpxu-swjtu@163.com). 
B. Williams is with the Department of Electronic and Electrical Engineering, 
Strathclyde University, Glasgow, UK (e-mail: barry.williams@strath.ac.uk). 
 
 
athclyde, G1 1XW, Glasgow, U.K. (e-mail: barry.williams@strath.ac.uk). 
converters by using output voltage ripple. Ripple-based control 
techniques do not require an error amplifier and its associated 
compensation circuit, thus, they benefit from simple control 
circuit design, fast transient response, and high reliability. 
However, ripple-based control techniques of switching 
DC-DC converters usually suffer from fast-scale instability 
[12]. The V2 controlled buck converter has the sub-harmonic 
instability issue when the duty ratio D < ½ [5]. COT and CFT 
controlled buck converter become unstable and suffer fast-scale 
oscillation when the time constant of output capacitor RESRC, 
where RESR is equivalent series resistance (ESR) of  output 
capacitor C, is smaller than ½Ĳon and ½Ĳoff (Ĳon and Ĳoff are on 
and off times of the COT and CFT control respectively) [6, 7, 
10]. For a PT controlled buck converter, the ESR also 
significant affects control performance, with fast-scale 
oscillation when the ESR is small, but disappears when the ESR 
is large enough [13].  
Studies of critical ESR have been recently reported, which 
provide guidelines for the design of ripple-based controlled 
switching DC-DC converters [4, 10, 13]. However, critical 
ESR is derived based on ideal conditions. The fast-scale 
oscillation phenomenon may still occur even when critical ESR 
is satisfied. In addition, larger output capacitor ESR produces 
larger output voltage ripple. To avoid such fast-scale oscillation, 
some control techniques, such as COT control with added 
inductor current ramp [7] and PT control with inductor current 
ripple injection feedback (ICRIF) [13], have been proposed. 
These improved control techniques combine inductor current 
with output voltage ripple for output voltage regulation. In this 
paper, based on a conventional PT control technique [14], a 
peak capacitor-current PT (PCC-PT) control technique is 
proposed. Fast-scale oscillation in the conventional PT 
controlled CCM buck converter is eliminated in the PCC-PT 
controlled buck converter. Moreover, the PCC-PT controlled 
buck converter benefits from simple design, fast transient 
response, small output voltage ripple, and a wide load range. 
This paper is organized as follows. The control principle and 
corresponding operating modes of the PCC-PT control 
technique are presented in Section II. Section III addresses 
stability analysis of the PCC-PT controlled buck converter. The 
FRQYHUWHU¶V Rutput voltage variation, output power range and 
line and load regulation are studied, and circuit parameter  
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Fig. 1.  PCC-PT controlled buck converter: (a) schematic diagram and (b) time 
domain waveforms of PCC-PT controlled buck converter. 
design consideration is presented. A discrete iteration model of 
the buck converter is established in Section IV. Upon this 
model, circuit parameter effects on stability performance of 
PCC-PT controlled buck converter operating in DCM mode, 
mixed DCM-CCM mode, and CCM mode are studied. In 
Section V, steady-state and transient response simulation and 
experimental results are presented to verify the analysis. 
II. PCC-PT CONTROL TECHNIQUE 
A. PCC-PT Control Technique Principle 
Fig. 1 shows the schematic diagram and time domain 
waveforms of the PCC-PT controlled buck converter. At the 
start of each switching cycle, in the outer control loop, output 
voltage vo is sampled and compared with reference voltage Vref 
to determine whether high power control pulse PH or low power 
control pulse PL should be selected as the active control pulse in 
this switching cycle. As shown in Fig. 1(b), at t=nT, vo is lower 
than Vref, PH is selected as the active control pulse to increase 
the output voltage. Similarly, at t=(nT+1), vo is higher than Vref, 
PL is selected as the active control pulse to decrease the output 
voltage. 
In the inner control loop, capacitor current iC is sensed and 
compared with reference peak current IC, peak to determine when 
to turn off switch S. For buck converter, iL=iC+io, where output 
current io=vo/R can be considered as a constant in steady-state. 
Thus, the inductor current ripple flows through the output 
capacitor, i.e., iC is in phase with iL. At the start of a switching 
cycle, switch S is turned on, iC increases, and S is turned off 
when iC increases to IC, peak, as shown in Fig. 1(b). For high 
power control pulse PH, HC, peak C, peakI I , and for low power 
control pulse PL, LC, peak C, peakI I , that is 
H
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Fig. 2.  Different inductor current modes: (a) iL, n=0 and iL, n+1=0, (b) iL, nDQG
iL, n+1=0, (c) iL, n=0 and iL, n+1 and (d) iL, nDQGiL, n+1 
PCC-PT control and conventional PT control have the same 
outer control loop [8, 9], but a different inner control loop, 
where PCC-PT controller utilizes capacitor current as the 
feedback signal to control the turn-off of pulses PH and PL. 
In one switching cycle, the output voltage variation is ǻvo= 
vo((n+1)T)-vo(nT). According to the principle of PCC-PT 
control technique, control pulse PH should be applied to make 
the output voltage increase, that is, output voltage 
variation Ho'v >0. Similarly, control pulse PL should be applied 
to make the output voltage decrease, that is, output voltage 
variation Lo'v <0. PCC-PT operates in period-n states with 
control pulses PH and PL in n successive switching cycles 
constituting a controlled pulse repetition cycle, as its output 
voltage variation may only vary between the discrete states 
H
ov'  and Lo'v , rather than period-1 in the PWM switching 
converter [9]. Let the number of PH and PL in a control pulse 
repetition cycle be denoted as ȝH and ȝL respectively, then ȝH 
and ȝL satisfy ȝH/ȝL = Lov' / Hov'  [15], and the control pulse 
repetition cycle period Tr is Tr = (ȝH+ȝL)T. 
B. Operating Modes of PCC-PT Controlled Buck Converter 
Let iL, n and iL, n+1 denote the inductor currents at the 
beginning of the nth and (n+1) th switching cycle respectively. 
For inductor current iL of the PCC-PT controlled buck 
converter, there are four inductor current operation cases, as 
shown in Fig. 2, 
Case 1: iL, n = 0 and iL, n+1 = 0, as shown in Fig. 2(a); 
Case 2: iL, n  0 and iL, n+1 = 0, as shown in Fig. 2(b); 
Case 3: iL, n = 0 and iL, n+1  0, as shown in Fig. 2(c); 
Case 4: iL, n  0 and iL, n+1  0, as shown in Fig. 2(d). 
Assume output voltage ripple is small enough to be ignored, 
that is, the output voltage can be considered as constant in a 
switching cycle. As iL=iC+io and io=vo/R, the peak inductor 
current IL, peak=IC, peak +vo/R. 
If ton+toff < T, iL, n+1=0, which corresponds to Case 1 and 2, as 
shown in Fig. 2(a) and (b). In Cases 1 and 2, iL(t) in the nth 
switching cycle are 
( )in o
L L, on( ) , [ , ]n
v v ti t i nT nT t
L
  
                   (2a) 
o
L L, peak on on off( ) , [ , ]
vi t I t nT t nT t t
L
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L on off( ) 0, [ , ( 1) ]i t nT t t n T                               (2c) 
As iL(nT+ton) = IL, peak, from (2), the time durations ton, toff and 
toff2 of the PCC-PT controlled buck converter in Fig. 2(a) and (b) 
can be calculated as 
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If ton and toff in Eq. (3) satisfy ton+toff >T, iL, n+1 > 0, which 
corresponds to Cases 3 and 4, as shown in Fig. 2(c) and (d). In 
Cases 3 and 4, in the nth switching cycle, iL(t) and the time 
durations ton and toff should be rewritten as 
in o
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L
  
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When ton and toff in Eq. (3) satisfy ton+toff =T, iL, n+1=0, there 
exists an inductor current boundary. From (3a) and (3b), such 
an inductor current boundary can be written as  
C, peak L, o C, peak o
in o o
( / ) ( / )
0n
L I i v R L I v R
T
v v v
         (5a) 
Let R in (5a) be variable, and the right part of the equation in 
(5a) be f(R), then  
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                  (5b) 
where f(R) = fL(R) for the low power control pulse PL, and f(R) 
= fH(R) for the high power control pulse PH. When f(R)<0, 
iL,n+1<0; and when f(R)>0, iL, n+1>0.  
Thus, in a switching cycle, when iL, n=0, f(R)<0, which 
corresponding to Case 1 as shown in Fig. 2(a), means the 
converter operates in a DCM in this switching cycle; when 
iL,n, f(R)>0, which corresponding to Case 4, as shown in Fig. 
2(d), means the converter operates in a CCM in this switching 
cycle. 
As the PCC-PT controlled buck converter operates in 
period-n states rather than period-1, that is, control pulses PH 
and PL in n successive switching cycles constituting a control 
pulse repetition cycle, rather than period-1 in a PWM switching 
converter [9]. In a control pulse repetition cycle, the PCC-PT 
controlled buck converter may operate in DCM, CCM and 
mixed DCM-CCM, herein mixed DCM-CCM is defined as the 
operating mode when both CCM and DCM exists in a control 
pulse repetition cycle. In mixed DCM-CCM, iL,n, f(R)<0 
(corresponding to Case 2 as shown in Fig. 2(b)) and iL, n=0, 
f(R)>0 (corresponding to Case 3 as shown in Fig. 2(c)) may  
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Fig. 3.  The operating modes and corresponding borders of PCC-PT controlled 
buck converter. 
occur. Thus, different from a PWM controlled buck converter 
which has two operating modes: DCM and CCM, the PCC-PT 
controlled buck converter has three operating modes: DCM, 
CCM and mixed DCM-CCM. When all switching cycles of a 
control pulse repetition cycle satisfy iL,n=0, fL(R)<0 and fH(R)<0, 
the converter operates in DCM; when all switching cycles of a 
control pulse repetition cycle satisfy iL, n 0, fL(R)>0 and 
fH(R)>0, the converter operates in CCM; and when none of 
these conditions are satisfied, the converter operates in mixed 
DCM-CCM.  
Fig. 3 shows the distributions of CCM, DCM and mixed 
DCM-CCM operating modes with the main circuit parameters 
as vin=20V, vref=5V, L ȝ+ C ȝ) DQG the controller 
parameters of the PCC-PT as T ȝV HpeakI =1.5A, LpeakI =0.5A. 
In Fig. 3, Line 1 is iL, n  fH(R); Line 2 is iL, n = 0, fH(R); Line 3 
is iL, n  0, fL(R); and Line 4 is iL, n = 0, fL(R).  
From Fig. 3, when R < 2.45 ȍERWKlines 1 and 3 are above 
zero, that is, iL, n  0, fH(R) > 0 and fL(R) > 0, the converter 
operates in CCM. When R !  ȍ ERWK lines 2 and 4 are 
below zero, that is, iL, n = 0, fH(R) < 0 and fL(R) < 0, the 
converter operates in DCM. When 2.45 ȍ < R < ȍ WKH
converter operates in mixed DCM-CCM. 
III. STEADY-STATE ANALYSIS 
A. Output Voltage Variations of the PCC-PT Controlled Buck 
Converter 
From the discussion in Section II, the PCC-PT controlled 
buck converter has four inductor current operation cases, the 
only difference between Case 1 (Case 3) and Case 2 (Case 4) is 
inductor current iL, n at the beginning of switching cycle. When 
iL, n = 0, Case 1 is the same as Case 2, and Case 3 is the same as 
Case 4. Thus, for convenience, only Cases 2 and 4 are analyzed 
in this section, and Cases 1 and 3 can be analyzed by 
considering iL, n = 0. 
1) Output Voltage Variation of Case 2 (Case 1) 
As iC =  iLíio, from (2) 
in o
C C, on( ) [ , ],n
v vi t i t nT nT t
L
                        (6a) 
o
C C, peak on on off( ) [ , ]
vi t I t nT t nT t t
L
    
          (6b) 
o
C on off( ) [ , ( 1) ]
vi t nT t t n T
R
    
                       (6c) 
where iC, n =  iL, nívo/R is the capacitor current at the beginning  
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Fig. 4.  Output voltage variations of the PCC-PT controlled buck converter: (a) 
DCM and mixed DCM-CCM and (b) mixed DCM-CCM and CCM. 
of a switching cycle. Thus when iL, n = 0, iC, n =ívo/R. 
From (3) and (6), output voltage variation ǻvo within one 
switching cycle is 
 o C( 1)
2 2
in C, peak o C, in C, peak o C, o
2
o in o in o
1 7
( ) ( ) ( 2 )
2 ( ) ( ) 2
nT
n T
n n
v i dt
C
L v I v i L v I v i v L RT
Cv v v RC v v R C
'  
     
³
where ǻvo= Hov' for PH and ǻvo= Lov' for PL.  
With the same circuit parameters as given in section II, 
Fig.4(a) shows output voltage variations Hov' and Lov' of the 
PCC-PT controlled DCM buck converter, where solid lines 
show Hov'  and Lov' for Case 1 when the converter operates in 
DCM, that is, iC, n=ívo/R, and dotted lines show Hov'  and 
L
ov' for Case 2 when the converter operates in mixed 
DCM-CCM, that is, iC, n ívo/R.  
For 2.45 ȍ<R< ȍ, the converter operates in mixed 
DCM-CCM, Hov' >0 and Lov' <0 are always satisfied as shown 
in Fig. 4(a). For R > 5.92 the converter operates in DCM, 
H
ov' and Lov'  increase with increased R, Hov' > 0 and Lov' < 0 
until R increases to R  For R ! Lov' > 0, that is, 
even if PL is selected as the active control pulse, the output 
voltage cannot decrease, and the PCC-PT controller cannot 
regulate the converter any more. 
2) Output Voltage Variation of Case 4 (Case 3) 
From (4) and (6), output voltage variation ǻvo within one 
switching cycle is 
2 2
in C, peak C, in C, peak o C, o
o 2
in oin o
( ) ( )
( ) 22 ( )
n nLv I i v I v i T v T
v
C v v LCC v v
 '         (8) 
With the same circuit parameters as given in section II, 
output voltage variations Hov' and Lov' of the PCC-PT controlled 
buck converter operating in CCM and mixed DCM-CCM are 
shown in Fig. 4(b). In Fig. 4(b), solid lines show Hov'  and 
L
ov' for Case 4 when the converter operates in CCM, that is, 
iC,nívo/R, and dotted lines show Hov'  and Lov' for Case 3 when 
the converter operates in mixed DCM-CCM, that is, iC, n 
=ívo/R.  
When 2.45 ȍ<R< ȍ, the converter operates in mixed 
DCM-CCM, Hov' >0 and Lov' <0 are always satisfied as shown 
in Fig. 4(b). When R < 2.45 ȍ, the converter operates in CCM, 
with the decrease of R, Hov' decreases and Lov'  increases 
slightly. When R<0. ȍ ERWK Hov'  and Lov'  decrease 
dramatically. When R<0.21 ȍ, Hov' <0, that is, even if PH is 
selected as the active control pulse, the output voltage cannot 
increase, and the PCC-PT controller cannot regulate the 
converter any more.   
B. Circuit Parameter Design of the PCC-PT Controlled Buck 
Converter 
From the previous discussion, for the PCC-PT controlled 
buck converter, when a high power control pulse PH is applied, 
the output voltage variation may be lower than zero, that is, 
H
ov'  > 0 is not satisfied, and when a low power control pulse PL 
is applied, the output voltage variation may be larger than zero, 
that is, Lov' < 0 is not satisfied. Thus, Hov'  > 0 and Lov' < 0 
should be considered in the parameter design. The design of 
control parameters follows. 
For a light load condition, from (7), as iC, n = ívo/R, Lov' < 0 
and Hov' > 0: 
2
L in o o o
C, peak
in
2( )v v v T v
I
RLv R
                           (9a) 
2
H in o o o
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in
2( )v v v T v
I
RLv R
!                           (9b) 
For a heavy load condition, from (8), as Lov' < 0 and Hov' > 
0:  
2 in o
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2 2
2 o in o o in o
C, C, 2
in in
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2 ( ) ( )[ ] 0
n
n n
v v T
I i I
L
v v v T v v v Ti i
Lv L v
 
    
     (10a) 
which can be rewritten as 
C, oin o
C, peak C,
in
2( ) [1 1 ]nn
Li v Tv v T
I i
L v T
         (10b) 
To ensure Hov' >0, IC, peak should be smaller than the 
minimum of the right part of (10b), which occurs when iC, n 
=ívo/R 
o in o o o
C, peak
in
( ) 2[1 1 ]v v v T Lv Rv TI
R L Rv T
          (10c) 
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Thus, (9) and (10c) should be satisfied for the parameter 
design of the PCC-PT controlled buck converter. 
C. Output Power Range 
Base on the previous discussion, under a light load condition, 
the PCC-PT controlled buck converter operates in DCM. With 
increased load power, converter goes into mixed DCM-CCM, 
and then goes into CCM. Thus, the minimum and maximum 
load powers Pmin and Pmax occur in DCM and CCM, 
respectively. 
When the converter operates in DCM, the power from the 
input power source is completely transferred to the load within 
one switching cycle. Assuming the converter is lossless, then 
the power delivered from input power source to the load in one 
switching cycle is given by [9]  
2oin
DCM in ave C, peak
in o
( )
2( )
vLvP v I I
v v T R
            (11) 
where Iave is the average current flowing through S in a 
switching cycle. When PH is selected, PDCM = HDCMP ; and when 
PL is selected, PDCM = LDCMP , that is 
H
DCM o ref
DCM L
DCM o ref
, if
, if
P v V
P
P v V
­ d° ® !°¯
. 
From (11), PDCM varies with the variation of load resistance 
R, rather than fixed as with the conventional PT controlled buck 
converter [9]. For the PCC-PT controlled buck converter, 
H
DCMP and 
L
DCMP should satisfy 
2
H o
DCM o
2
L o
DCM o
,
.
v
P P
R
v
P P
R
!  
d  
                                (12) 
where Po is load power. 
When the converter operates in CCM, the inductor may store 
or release energy in one switching cycle, thus load power not 
only transferred from input power but also from the energy 
stored in the inductor. The input power P in in one switching 
cycle is 
2in on o
in in ave L, C, peak( )2 n
v t v
P v I i I
T R
   
           (13) 
From (2) and (4), iL, n+1 can be obtained as iL, n+1=IC, peak+vo/R 
ívo(Títon)/L. The energy variation of the LQGXFWRU¨EL is 
2 2
L L, n+1 L, n½ ( )E L i i'                                    (14) 
Then the power delivered from the input power source to the 
load in one switching cycle is  
L
CCM in
EP P
T
' 
                                           (15) 
With the same circuit parameters as given in section II, HDCMP , 
L
DCMP , 
H
CCMP , 
L
CCMP and Po with respect to R are shown in Fig. 5. 
As shown in Fig. 5(a), all decrease with increased R. For R > 
5.92 ȍ, the converter operates in DCM, as shown in Fig. 5(a). 
For R > 72.4 ȍ LDCMP  > Po, that is, when PL is selected as a 
control pulse, more power than load power Po is delivered from 
input power source to the load, which increases the output  
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Fig. 5  The output powers of PCC-PT controlled buck converter: (a) the output 
power range of PCC-PT controlled buck converter and (b) zoom in view of (a). 
voltage rather than decreasing it. Thus, as with conventional PT 
control, PL of the PCC-PT controller determines the minimum 
load power Pmin, which can be calculated from (12) as 
2
o in o
min o C, peak
in
2
o in o in o
o o C, peak
in in
( )
( ) ( )( 2 )
v v v T
P v I
Lv
v v v T v v T
v v I
Lv Lv
 
  
       (16) 
For 5.92 ȍ < R < 72.4 ȍ as shown in Fig. 5(a), LDCMP  < Po < 
H
DCMP , that is, in this condition, when PH is selected, more 
power than load power Po is delivered from the input power 
source to the load, which makes output voltage increase; and 
when PL is selected, less power than load power Po is delivered 
from the input power source to the load, which decreases the 
output voltage. Thus, PCC-PT control can adjust the buck 
converter output voltage by selecting PH or PL.  
For 2.45 ȍ < R < 5.92 ȍ, the converter operates in mixed 
DCM-CCM, as shown in Fig. 5(a), both LDCMP <Po< HDCMP  and 
L
CCMP <Po<
H
CCMP  are satisfied, that is, the PCC-PT controller 
can control the buck converter. 
For R < 2.45 ȍthe converter operates in CCM, as shown in 
Fig. 5(b), it always has LCCMP <Po< HCCMP , thus, the converter can 
be controlled at heavy load conditions. Different from 
conventional PT control, the maximum load power of the 
PCC-PT controlled buck converter does not only depend on PH, 
the output power can be high if the input power source can 
provide sufficient power. 
From this analysis, as power delivered from the input power 
source to the load in one switching cycle increases (decreases) 
with the increase (decrease) of load power, the PCC-PT 
controlled buck converter can operate under a wide load power 
range. 
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Fig. 6.  Circuit performances: (a) line regulations of PCC-PT and PIC-PT 
controlled buck converters, and (b) load regulations of PCC-PT and PIC-PT 
controlled buck converters. 
D. Line and Load Regulation 
With the same circuit parameters as given in section II, line 
regulations of PCC-PT controlled buck converter and peak 
inductor current PT (PIC-PT) controlled buck converter are 
shown in Fig. 6 (a). The line regulations of PCC-PT and 
PIC-PT controlled buck converters for input voltage varying 
from 20 V to 300 V are 0.103% and 0.112%, respectively. 
PCC-PT and PIC-PT controlled buck converters have the 
similar line regulations. 
Load regulations of PCC-PT and PIC-PT controlled buck 
converters with vin=20 V are shown in Fig. 6 (b), note that the 
x-axis in zoom-in window is at uneven increments. The load 
regulation of PCC-PT controlled buck converter from a 
minimum output current (0.1 A) to 6 A is 0.437%. The load 
regulation of PIC-PT controlled buck converter from a 
minimum output current (0.5 A) to a maximum output voltage 
current (1.25 A) is 1.305%. From Fig. 6 (b), PCC-PT controlled 
buck converter has wider load range and better load regulation 
than that of PIC-PT controlled buck converter. 
IV. DISCRETE ITERATION MODEL 
To verify the analysis in Section III, a discrete iteration 
model of the PCC-PT controlled buck converter, with output 
capacitor ESR considered, is established in this section.  
A. Operation States 
For the PCC-PT controlled buck converter, when switch S is 
turned on and diode D is turned off, the converter operates in 
switch state 1. During this switch state, the inductor current iL 
and capacitor voltage vC are 
ESRL
in L C
ESR ESR
C
L C
ESR ESR
( ) ( ) ( ),
( ) 1( ) ( ).
RRdi t RL v i t v t
dt R R R R
dv t RC i t v t
dt R R R R
­   °°  ®°   °¯
      (17) 
which can be solved as 
C C, in 1 in
in in
L L, 2
( )= [( )cos( ) sin( )] ,
( ) [( )cos( ) sin( )] .
t
n
t
n
v t e v v t k t v
v vi t e i t k t
R R
D
D
Z Z
Z Z


­   °®    °¯
          (18) 
where Į, k1 and k2 are 
 
ESR
ESR2( )
RR C L
R R LC
D   , 
2
ESR( )
R
R R LC
Z D  , 
ESR
1 L, C, in
ESR ESR
+( ) 2( )n n
RR C LRk i v v
R R C R R LC
D
Z Z Z
   , 
ESR
2 L, C, in
ESR ESR
( )
2( ) ( )n n
L RR C R R Lk i v v
R R LC R R L RL
D
Z Z Z
     . 
As iC(ton) = IC, peak, from (18), the time duration ton of switch 
state 1 is 
2
2 2 1 3
on
1
2
t
E E E E
E
                                             (19) 
where  
2
1 L, C, 2 1
ESR
2( )( ) ( )( ) n n
R Ri v Rk k
R R LC
E D D Z     , 
2 2 1 L, C,( ) ( )n nRk k Ri vE Z D    , and 
3 L, C, ESR C, peak( ) ( )n nRi v R R IE     . 
After time duration ton, switch S is turned off and diode D is 
turned on, the converter operates in switch state 2. During this 
switch state, the inductor current iL and capacitor voltage vC are 
ESRL
C L
ESR ESR
C
L C
ESR ESR
( ) ( ) ( ),
( ) 1( ) ( ).
RRdi t RL v t i t
dt R R R R
dv t RC i t v t
dt R R R R
­   °°  ®°   °¯
          (20) 
which can be solved as 
C C on 3
L L on 4
( )= [ ( )cos( ) sin( )],
( ) [ ( )cos( ) sin( )].
t
t
v t e v t t k t
i t e i t t k t
D
D
Z Z
Z Z


­ ®  ¯
                     (21) 
where iL(ton) = IL, peak and vC(ton) are the initial conditions of 
switch state 2, vC(ton) can be obtained from (18), and k3 and k4 in 
(21) are 
ESR
3 L on C on
ESR ESR
( ) ( )( ) 2( )
RR C LRk i t v t
R R C R R LCZ Z
   ,  
ESR
4 L on C on
ESR ESR
( ) ( )
2( ) ( )
RR C L Rk i t v t
R R LC R R LZ Z
    . 
In switch state 2, iL decreases. When iL decreases to zero 
before the end of the switching cycle, the converter operates in 
DCM, otherwise, it operates in CCM. 
When the PCC-PT controlled buck converter operates in 
CCM, time duration toff in this switch state is 
off ont T t                                                             (22) 
When converter operates in DCM, as iL(t2) = 0, where t2 = 
ton+toff from (21), the time duration toff in this switch state is 
C, peak C on
off
3 4
( )1
arctan
RI v t
t
k RkZ
                                (23) 
After iL decreases to zero, it remains at zero, and both switch 
S and diode D are turned off. The converter operates in switch 
state 3. During this switch state, the inductor current iL and 
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capacitor voltage vC are 
L
C
C
ESR
( ) 0,
( ) 1 ( ).
di tL
dt
dv tC v t
dt R R
­  °°®  ° °¯
                            (24) 
which can be solved as 
ESR
C C 2
L
( )( )= ( ) ,
( ) 0.
t
R R C
v t e v t
i t
 ­°®°  ¯
                                     (25) 
where vC(t2) is the initial condition of switch state 3, which can 
be obtained from (21). The time duration of switch state 3 is toff2 
= Títonítoff. 
B. Discrete Iteration Model 
From (18), (19), (21) and (22), the discrete iteration model of 
the PCC-PT controlled CCM buck converter can be derived as 
off
off
C, 1 C, in 1
in off off
in
L, 1 L, 2
in
off off
[( ) cos sin ]
[cos( ) sin( )] ,
[( ) cos sin ]
[cos( ) sin( )] .
T
n n
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n n
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





­   °°  °®   °° °  ¯
         (26) 
From (18), (19), (21), (23) and (25), the discrete iteration 
model of the PCC-PT controlled DCM buck converter is 
off1
on off
ESR
off1
off
ESR
( )( )
C, 1 C, in on off
1 on off
( )
in off off
L, 1
[( ) cos ( )
sin ( )]
[cos( ) sin( )] ,
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t
t t
R R C
n n
t
t
R R C
n
v e v v t t
k t t
v t t e
i
D
D
Z
Z
DZ ZZ
   

 

­   °°  °®°  °  °¯
      (27) 
C. Effects of Circuit Parameters on the Stability of the 
PCC-PT Controlled Buck Converter 
Based on discrete iteration models (26) and (27), the effect of 
load resistance on the steady-state performance of the PCC-PT 
controlled buck converter is studied in this section.  
Fig. 7(a) shows the bifurcation diagrams of the output 
voltage vo with load resistance R as the bifurcation parameter. 
As shown in Fig. 7(a), with increased R, the converter goes 
from multi-periodicities to period-1 at R =72.4 ȍ ZKLFK LV
consistent with the analysis in Section III.  
Fig. 7(b) shows the bifurcation diagrams of inductor current 
iL with load resistance R as the bifurcation parameter. Fig. 7(b) 
shows the operating modes of the PCC-PT controlled buck 
converter: for R < ȍ inductor current orbits are always 
higher than zero, that is, the converter operates in CCM; for 
2.36 ȍ < R < ȍthere exists iL =0, that is, the converter 
operates in mixed DCM-CCM; and for R !ȍall inductor 
current orbits decrease to zero and remain at zero, that is, the 
converter operates in DCM. The small difference between the 
ranges of these three operating modes and the ranges calculated 
in Section III is caused by the  ESR and the accuracy of model. 
Fig. 7(c) shows that for all R, the maximal Lyapunov 
exponent is less than zero, which illustrates that the converter is 
stable.  
Fig. 7(d)-(g) are the zoom-in views of Fig. 7 (a), where some  
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Fig. 7.  Effects of circuit parameters on the steady-state performance of PCC- 
PT controlled buck converter: (a) bifurcation diagram of  vo with the increase of 
R, (b) bifurcation diagram of  iL with the increase of R, (c) maximal Lyapunov 
exponent with the increase of R, (d) zoom in view of (a), (e) zoom in view of (a), 
(f) zoom in view of (a), and (g) zoom in view of (a). 
special periodicities are presented. Fig. 7 (d) and (e) show 
bifurcation diagrams when the converter operates in DCM. The 
converter operates in period-3 with control pulse combination  
1PH-2PL for 14.93 ȍ < R < ȍDQG operates in period-2 
with control pulse combination 1PH-1PL for 8.62 ȍ < R < 8.81 
ȍ. Fig. 7 (f) shows bifurcation diagrams when the converter 
operates in mixed DCM-CCM. Wth the decrease of R, the 
converter operates in period-8 with control pulse combination 
5PH-3PL, period-3 with control pulse combination 2PH-1PL, 
and period-7 with control pulse combination 5PH-2PL. The 
same control pulse combination, such as period-3 with control 
pulse combination 2PH-1PL, can exist in different operating 
modes of the PCC-PT controlled buck converter. Fig. 7 (g) 
shows bifurcation diagrams when the converter operates in 
CCM. The converter operates in period-4 with control pulse 
combination 3PH-1PL for 1.12 ȍ<R<1.61 ȍ. From Fig. 7(d)-(g), 
with increased R, the ratio between the number of high power 
control pulse ȝH and low power control pulse ȝL increases. 
V. SIMULATION AND EXPERIMENTAL RESULTS 
Fig. 8 shows simulation results of the PCC-PT controlled 
buck converter with the same circuit parameters as given in 
section II for different load resistances. Fig. 8(a) shows 
waveforms of output voltage vo, capacitor current iC, inductor 
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current iL and switch driving voltage vp for R = 75 ȍ. The load 
is too light to be controlled by the PCC-PT controller, vo is 
always higher than reference voltage Vref, low power control 
pulse PL is thus continuously applied as the control pulse, and 
the converter operates in period-1 with the control pulse 
repetition cycle consisting of only PL. 
Fig. 8(b) and (c) show the waveforms for R = 15  and R = 
8.7 . The converter operates in DCM. For R = 15 , the 
converter operates in period-3 with control pulse combination 
1PH-2PL. For R = 8.7 , converter operates in period-2 with 
control pulse combination 1PH-1PL.  
Fig. 8(d)-(f) show the waveforms for R = 5.1 , R = 4  and 
R=2.9 . The converter operates in mixed DCM-CCM. For 
R=5.1 , the converter operates in period-8 consisting of 5PH 
and 3PL, and the control pulse combination is 2(2PH-1PL) 
-1(1PH-1PL). For R=4 , the converter operates in period-3 
with control pulse combination 2PH-1PL. For R=2.9 , the 
converter operates in period-7 which consists of 5H and 2PL, 
and the control pulse combination is 1(3PH-1PL)-1(2PH-1PL).   
Fig. 8(g)-(h) show the waveforms for R = 1.5  and R = 0.3 
. The converter operates in CCM. For R = 1.5 ,the converter 
operates in period-4 with control pulse combination 3PH-1PL. 
For R = 0., the converter operates in period-3 with control 
pulse combination 2PH-1PL. Simulation results of Fig. 8 are 
consistent with the theoretical analysis results. 
Fig. 9 shows transient response of PCC-PT controlled buck 
converter under step load current variation from 5 A to 1 A and 
from 1 A to 5 A, respectively. As shown in Fig. 9(a), when load 
current io step decreases at time t=10.5 ms, as inductor current 
iL can not change immediately, and because of iC=iLíio, output 
capacitor current iC abruptly jumps to 3.548 A which is larger 
than HC, peakI , the switch S is then turned off immediately. Three 
low power control pulses are selected as active control pulses to 
decrease the output voltage. After four switching cycles, the 
converter goes into a steady-state. The transient time is 4 
switching cycles (20ȝV and the output voltage overshoot is 
0.213 V (4.26%). 
When load current io step increases at time t=10.5 ms as 
shown in Fig. 9(b), iC decreases to í4.695A. Two high power 
control pulses are selected as active control pulses to increase 
the output voltage. After 2 switching cycles, the converter goes 
into a steady-state. The transient time is 2 switching cycles (100 
ȝV and the output voltage sag is 0.135 V (2.7%). 
By using the same circuit parameters, experimental results of 
the PCC-PT controlled buck converters are shown in Fig. 10.  
For R = 15  the converter operates in period-3 with control 
pulse combination 1PH-2PL, as shown in Fig. 10(a). For R = 8.7 
, the converter operates in period-2 with control pulse 
combination 1PH-1PL, as shown in Fig. 10(b). As shown in Figs. 
10(a) and (b), the converter operates in DCM.  
Fig.10(c) shows that for R = 4 , the converter operates in 
mixed DCM-CCM and in period-3 with control pulse 
combination 2PH-1PL. Fig.10(d) shows that for R = 0., the 
converter operates in CCM and in period-3 with control pulse 
combination 2PH-1PL. These experimental results verify the 
theoretical analysis and simulation results. 
10                     10.1                 10.2
t (ms)                   (b)
5.04
5
4.96
2
1
0
v o
 
(V
)
i L
 
(A
)
2
1
0i C
 
(A
)
í1
1.2
0.6
0v
p 
(V
)
10                     10.5                    11
1PH-2PL
t (ms)                   (a)
5.1
5
4.9
1
0.5
0
v o
 
(V
)
i L
 
(A
)
2
1
0i C
 
(A
)
í1
1.2
0.6
0v
p 
(V
)
1PL
 
10                      11                      1210                    10.2                  10.4
t (ms)                   (c)
5.1
5
4.9
4
2
0
v o
 
(V
)
i L 
(A
)
2
1
0i C
 
(A
)
í1
1.2
0.6
0v
p 
(V
)
1PH-1PL
t (ms)                   (d)
5.1
5
3
1.5
0
v o
 
(V
)
i L 
(A
)
2
0
i C
 
(A
)
í2
1.2
0.6
0v
p 
(V
)
4.9
 
10       10.2       10.4     10.6    10.8
t (ms)                   (f)
5.1
5
4.9
4
2
0
v o
 
(V
)
i L 
(A
)
3
0
i C
 
(A
)
í3
1.2
0.6
0v
p 
(V
)
1(3PH-1PL)-1(2PH-1PL)
10                    10.4                  10.8
t (ms)                   (e)
5.1
5
4.9
4
2
0
v o
 
(V
)
i L 
(A
)
2
1
0i C
 
(A
)
í1
1.2
0.6
0v
p 
(V
)
2PH-1PL
 
10          10.2           10.4          10.610      10.1      10.2      10.3      10.4 
t (ms)                   (g)
5
4.8
6
0
v o
 
(V
)
i L
 
(A
)
3
0
i C
 
(A
)
í3
1.2
0.6
0v
p 
(V
)
3PH-1PL
t (ms)                   (h)
v o
 
(V
)
i L
 
(A
)
i C
 
(A
)
v p
 
(V
)
2PH-1PL
3
5.1
5
4.9
3
0
í3
20
18
14
1.2
0.6
0
5.2
16
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Fig. 11.  Transient response experimental results of PT and PCC-PT controlled 
buck converter: (a) load current step decreases from 5A to 1 A, and (b) load 
current step increases from 1 A to 5 A. 
Fig. 11 shows the transient response experimental results of 
conventional PT and PCC-PT controlled buck converter under 
step load variation from 5 A to 1 A and from 1 A to 5 A, 
respectively. As shown in Fig. 11(a), when load current io step 
decreases from 5 A to 1 A, output capacitor current iC increases 
to 3.2 A, which is larger than HC, peakI , the switch S is then turned 
off immediately. Four low power control pulses are selected as 
active control pulses to decrease the output voltage. After five 
switching cycles, the converter goes into a steady-state. The 
transient response time is 5 switching cycles and the output 
voltage overshoot is about 0.2 V (4%). As shown in Fig. 11(b), 
when load current io step increases from 1 A to 5 A, iC decreases 
to í2.8 A. One low power control pulse and one high power 
control pulse are selected as active control pulses to increase 
the output voltage. After 2 switching cycles, the converter goes 
into a steady-state. The transient response time is 2 switching 
cycles and the output voltage sag is 0.2 V (4%), approximately. 
Moreover, the comparisons with the previous ripple-based 
control techniques are shown in Table I. From Table I, because 
of different switching frequences f, the comparative study of 
transient responses of different control techniques is not 
obvious by comparing recovery times TR. Thus, the switching 
cycle numbers of transient process, which reduces the effect of 
switching frequence, are considered to evaluate the transient 
performance. For PCC-PT controlled buck converter, only 2-5 
switching cycles are required to get into steady state, which is 
less than the other control techniques. Moreover, the transient 
response of PCC-PT controlled converters can be improved by 
increasing switching frequency. 
VI. CONCLUSION 
In this paper, based on a discrete control technique, 
conventional PT control, for switching dc-dc converters, a 
PCC-PT control technique for the buck converter is proposed 
and analysed. Different from PT control, PCC-PT control uses 
peak capacitor current as a feedback control variable to 
generate high power control pulse PH and low power control 
pulse PL. The output voltage variations, Hov'  and Lov' , of the 
TABLE I. COMPARISON TABLE WITH THE PREVIOUS WORKS 
 Proposed in this paper Ref.[4]  Ref. [14,15] Ref. [16] Ref. [17] Ref. [18] 
Control technique PCC-PT Digital enhanced V
2
-type 
COT PIC-PT PCM-BF IPR VCM-PT 
Input voltage (vin) 20 V 12 V 20 V 20 V 15 V 12 V 
Output voltage (vo) 5 V 1.2 V 5 V 6 V 5 V 5 V 
Output capacitor (C) ȝ) 1600 ȝ) ȝ) 1880 ȝ) 800 ȝ) 470 ȝ) 
Switching frequency (f) 20 kHz 15 MHz (Maximum frequency) 20 kHz 16.7-66.7 kHz 20 kHz 40-125 kHz 
Load range (Po) 0.35-119.05 W  2.5-6.25 W 6-12 W 0.5-4.9 W 6-13 W 
Operating modes DCM, Mixed DCM-CCM, CCM CCM DCM DCM DCM CCM 
Line regulation 0.103 %  (20 V-300 V)  
0.112 % 
(20 V-300 V)    
Load regulation 0.437 % (0.1 A-6 A)  1.305 % (0.5 A-1.25 A)  
1.386% (0.08-0.8 
A)  
Load transient 1 -5 A 6 -18 A 1 -2 A 1-2 A  0.08-0.8 A   
Recovery time (TR)  50-250 ȝs 38 ȝs  1.8 ms 125 ȝs   50 ȝs  
Switching cycle number 
for recovery  2-5 Switching cycles 
About 50 Switching 
cycles 
9 Switching 
cycles 
2-8 Switching 
cycles 
1 Switching 
cycles  
Abbreviations: PCM-BF ² Peak current mode bifrequency control; 
ICRIF ² Inductor current ripple injection feedback circuit; 
IPR ² Improved pulse regulation; 
VCM-PT ² Valley current mode pulse train. 
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PCC-PT controlled buck converter with output load variation 
are studied; from which, control parameter design is presented. 
From theory and simulation analysis, within a wide load range, 
H
ov'  > 0 and Lov'  < 0 can always be satisfied, that is, the 
fast-scale oscillation in a conventional PT controlled buck 
converter can be eliminated. In order to better understand the 
characteristics of the PCC-PT control buck converter, an 
accurate discrete iteration model of the PCC-PT controlled 
buck converter was established. From this model, the effects of 
circuit parameters on stability performance of the PCC-PT 
controlled buck converter operating in DCM, mixed 
DCM-CCM, and CCM are studied. The presented simulation 
and experimental results verify the analysis. 
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